DRAM Layout Engineer – IP Layout
Guarda esta oferta y sigue tu búsqueda
Crea una cuenta gratis para guardar empleos, crear alertas y volver a esta oferta desde tu panel.
Al continuar, aceptas nuestros Términos & Política de Privacidad.
Micron Technology, Inc. is seeking a DRAM Design Tech Layout Engineer in Tlaquepaque, Jalisco, Mexico.
You will translate schematics into layout suitable for fabrication reticles and work with Design and other engineering groups to apply various layout techniques for digital and analog circuits. Responsibilities include IP layout development, layout verification (LVS/DRC/EM), and ensuring on‑time delivery of high‑quality layouts.