Senior DRAM Layout Design Engineer | IP Layout
Hace 5 horas
Tlaquepaque, Jalisco, México
Micron Technology, Inc.
Jornada completa
EUR 600,000 - EUR 900,000 Por obra
Gratis con email o Google
Guarda esta oferta y sigue tu búsqueda
Crea una cuenta gratis para guardar empleos, crear alertas y volver a esta oferta desde tu panel.
Gratis con email o Google
Al continuar, aceptas nuestros Términos & Política de Privacidad.
Micron Technology, Inc. in Mexico is seeking a DRAM Engineering Group Layout Designer to translate schematics into layout for fabrication reticules and to meet engineering criteria for DRAM products.
You will collaborate with design, CAD and global engineering teams to develop IP layouts, perform physical verification (DRC/LVS/EM), and guide colleagues through layout reviews, while planning strategies and communicating results to stakeholders worldwide.