SOC Design Verification Engineer, Staff Pre-Si/Post-Si Verification

Company:QUALCOMM SEMICONDUCTORES Y SISTEMAS AVANZADOS DE BAJA CALIFORNIA

Job Area:Engineering Group, Engineering Group > ASICS Engineering

General Summary:

We are seeking motivated Engineer and Senior Engineer candidates to join our Pre-Silicon and Post-Silicon SoC Verification team. In this role, you will verify next-generation SoCs that power Mobile, AI, high-performance computing, and cloud infrastructure products. The position spans pre-silicon simulation, emulation, acceleration, and post-silicon bring-up/validation activities, with responsibilities aligned to the candidate’s experience level.

Engineer-level candidates will contribute to verification execution, debug, test development, and coverage closure under technical guidance. Senior Engineer-level candidates will additionally lead feature-level verification planning, drive complex debugs across pre-silicon and post-silicon environments, mentor junior engineers, and influence methodology improvements across projects.

Key Responsibilities – Pre-Si and Post-Si Verification:

· Develop and execute verification plans for SoC, subsystem, and IP-level features across pre-silicon and post-silicon phases.

· Build, enhance, and maintain SystemVerilog/UVM, C/C++, processor-based, emulation, and acceleration verification environments.

· Create directed, constrained-random, stress, performance, power, and system-level test scenarios to validate architecture and real-use-case behavior.

· Develop assertions, functional coverage models, checkers, scoreboards, and signoff metrics for verification closure.

· Debug RTL, testbench, emulation, firmware, ATE/vector, and silicon bring-up issues using logs, waveforms, traces, and hardware debug data.

· Support post-silicon validation, silicon characterization, ATE pattern debug, failure triage, and correlation between simulation, emulation, and silicon results.

· Drive coverage closure, regression health, bug tracking, and verification signoff using functional, code, assertion, and scenario coverage metrics.

· Participate in architecture, micro-architecture, design, validation, and test-plan reviews to ensure verification and bring-up requirements are captured early.

· Verify complex SoC features including multi-core CPU systems, cache coherency and interconnect fabrics, DDR/HBM memory subsystems, PCIe/CXL/Ethernet/high-speed interfaces, security, performance, and power-management features.

· For Engineer level: execute assigned verification tasks, develop tests and checkers, debug failures, maintain regressions, and contribute to coverage and bring-up activities.

· For Senior Engineer level: own feature/subsystem verification from plan to closure, lead debug across teams, mentor engineers, identify schedule and quality risks, and drive methodology/automation improvements.

· Contribute to reusable verification components, scripting automation, AI-assisted verification workflows, and continuous improvement of pre-silicon and post-silicon validation processes.

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field.

Minimum Qualifications

· Bachelor’s or master’s degree in electrical engineering, Computer Engineering, Computer Science, or related field.

· Engineer: typically 2+ years of relevant design verification, validation, or SoC debug experience.

· Sr. Engineer: typically 4+ years of relevant experience with demonstrated ownership of complex verification, validation, or silicon bring-up deliverables.

· Strong knowledge of System Verilog, UVM, C/C++, assertion-based verification, coverage-driven verification, and system-level use-case verification.

· Experience developing or using verification environments from architecture/specification through signoff, including regression, coverage, and debug flows.

· Understanding of post-silicon validation concepts such as bring-up, ATE/vector debug, silicon failure triage, hardware/software interaction, or correlation with pre-silicon results.

· Strong understanding of computer architecture, digital design fundamentals, and SoC integration concepts.

· Excellent communication, collaboration, ownership, and problem-solving skills.

Preferred Qualifications *

· Experience with one or more of the following pre-silicon or post-silicon domains:

· CPU, subsystem,