Lead Analog Layout Engineer for AI/HPC Chips
Guarda esta oferta y sigue tu búsqueda
Crea una cuenta gratis para guardar empleos, crear alertas y volver a esta oferta desde tu panel.
Al continuar, aceptas nuestros Términos & Política de Privacidad.
Micron Technology is seeking a Layout Build engineer for our DRAM Team in Guadalajara, Mexico. You will lead analog, mixed-signal and full-block layout activities, collaborating with global peers across multiple projects.
Responsibilities include planning, area and time estimation, and ensuring timely delivery of high-quality layouts while applying Cadence VLE/VXL and Mentor Calibre tools to meet stringent design rules and performance goals.