Lead Analog Layout Engineer for AI/HPC Chips

Hace 7 días

Guerrero, México Micron Jornada completa

Micron Technology is seeking a Layout Build engineer for our DRAM Team in Guadalajara, Mexico. You will lead analog, mixed-signal and full-block layout activities, collaborating with global peers across multiple projects.

Responsibilities include planning, area and time estimation, and ensuring timely delivery of high-quality layouts while applying Cadence VLE/VXL and Mentor Calibre tools to meet stringent design rules and performance goals.