Sr Asic Physical Design Engr
hace 4 semanas
37456BRMEXICO-Guadalajara**Job Description and Requirements**At Synopsys, we are at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. In addition to the traditional EDA tools and IP we also provide design services to enable our customers with end-to-end SoC design solution in advanced technology nodes. If you share our passion for innovation, we want to meet you.As a Senior Physical IC Design Engineer, you will be responsible for the tape-out of digital IC designs. Tasks will range from synthesis, define floorplan, place and route, and all sign-off checks (PV, DFM, STA, SI).**Key Qualifications**:- 4-7 years of experience in the related area- Hands on experience in full IC and block level SoC Physical Designs- Proven experience in IC tape-outs- Demonstrated knowledge in synthesis, FEV, STA, Design Planning, CTS, PNS, Place and Route, Physical Verification, DFM, SI.- Deep understanding of the RTL2GDS flow design cycle- Understanding of CMOS process- Excellent scripting skills and CAD automation techniques- Linux/Unix proficient- Good problem-solving skills- Good spatial abilities- Desired qualifications- Experience with Synopsys tools such as DC, ICC, PT, Formality, Starrcxt, ICV, Milkyway, and Ansys Redhawk- Experience in deep sub-micron designs- Understanding of FinFET technology- Low-Power design, UPF- Library preparation experience- Good communication skills (English and Spanish)**About Synopsys**At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.**Stay Connected**:Join our Talent Community**EEO**Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.LI-TS1**Job Category**Engineering**Country**Mexico**Job Subcategory**SOC Engineering**Hire Type**Employee
-
Asic/layout Design Engr, Sr Ii
hace 1 semana
Guadalajara, México Synopsys A tiempo completo37200BR MEXICO-Guadalajara, Mexico-Mexico **Job Description and Requirements** **Senior Analog/Mixed-Signal Layout Engineer** As a Senior II A&MS Layout Engineer you will collaborate in the development of advanced analog integrated circuit designs using best-in-class Synopsys suite of tools. You will be working with local and global teams in developing...
-
Asic/layout Design Engr, Sr Ii
hace 6 días
Guadalajara, México Synopsys A tiempo completo37200BRMEXICO-Guadalajara, Mexico-Mexico**Job Description and Requirements****Senior Analog/Mixed-Signal Layout Engineer**As a Senior II A&MS Layout Engineer you will collaborate in the development of advanced analog integrated circuit designs using best-in-class Synopsys suite of tools. You will be working with local and global teams in developing layout...
-
Physical Design Intern
hace 1 semana
Guadalajara, México Intel A tiempo completoIn this position, you will be working with a global SoC structural design team focused in the development of memory controllers for the Optane Family, where you will be contributing in the physical implementation of different mixed signal blocks from RTL to GDS. **Your responsibilities will include but not be limited to**: - Block level floor planning,...
-
Physical Design Intern
hace 6 días
Guadalajara, México Intel A tiempo completoIn this position, you will be working with a global SoC structural design team focused in the development of memory controllers for the Optane Family, where you will be contributing in the physical implementation of different mixed signal blocks from RTL to GDS.**Your responsibilities will include but not be limited to**:- Block level floor planning, logic...
-
Layout Design Engineer
hace 4 días
Guadalajara, México IC Enable A tiempo completoJob Detail: - Must be willing to relocate to location within reasonable commuting distance to our offices in Richardson, TX (Hybrid) - Full-Time Qualifications - **Mastery of layout and verification tools and methodologies for RF/**Analog/Mixed Signal ICs**: - Mastery in **Cadence layout (Virtuoso XL)** and **Calibre **verification (ERC, DRC, LVS)...
-
Design Engineer Sr
hace 2 semanas
Guadalajara, México Jabil A tiempo completoAt Jabil we strive to make ANYTHING POSSIBLE and EVERYTHING BETTER. With over 260,000 diverse, talented and dedicated employees across 100 locations in 30 countries, our vision is to be the most technologically advanced and trusted manufacturing solutions provider. We combine an unmatched breadth and depth of end-market experience, technical and design...
-
Sr. Design Engineer
hace 16 horas
Guadalajara, México Jabil Circuit A tiempo completoAt Jabil we strive to make ANYTHING POSSIBLE and EVERYTHING BETTER. We are proud to be a trusted partner for the world's top brands, offering comprehensive engineering, manufacturing, and supply chain solutions. With over 50 years of experience across industries and a vast network of over 100 sites worldwide, Jabil combines global reach with local expertise...
-
Cpu Logic Design Engineer
hace 2 días
Guadalajara, México INTEL A tiempo completoThe world is transforming and so is Intel. Here at Intel, we believe the world needs technology that can enrich the lives of every person on Earth. The Advanced Architecture Development Group (AADG - GDC) is a CPU Core development team in Guadalajara, Mexico. We believe that developing these technologies takes a team of exceptionally talented individuals...
-
Cpu Logic Design Engineer
hace 2 días
Guadalajara, México INTEL A tiempo completoThe world is transforming and so is Intel. Here at Intel, we believe the world needs technology that can enrich the lives of every person on Earth.The Advanced Architecture Development Group (AADG - GDC) is a CPU Core development team in Guadalajara, Mexico. We believe that developing these technologies takes a team of exceptionally talented individuals who...
-
SOC Design Engineer
hace 2 semanas
Guadalajara, México Intel A tiempo completoThe Silicon Technology Prototyping team within Intel Labs is looking for SoC designers wishing to engage in the experience of building Intel's future generation technologies while working alongside Intel's very talented circuit designers.In this role, your responsibilities can include but not be limited to:- Execute block level synthesis, floorplanning,...
